亚洲av成人无遮挡网站在线观看,少妇性bbb搡bbb爽爽爽,亚洲av日韩精品久久久久久,兔费看少妇性l交大片免费,无码少妇一区二区三区

  免費(fèi)注冊 查看新帖 |

Chinaunix

  平臺 論壇 博客 文庫
最近訪問板塊 發(fā)新帖
查看: 1456 | 回復(fù): 0
打印 上一主題 下一主題

MIPS CPU 簡單分類 [復(fù)制鏈接]

論壇徽章:
0
跳轉(zhuǎn)到指定樓層
1 [收藏(0)] [報告]
發(fā)表于 2011-12-20 09:44 |只看該作者 |倒序?yàn)g覽
分類:
- R2000/R3000
MIPS I Intruction set
- R4000
MIPS III Intruction set
-- MIPS32 4K
five-stage pipeline
32bit address and data paths
cache 16KB
4KE
4KC
4KF

-- MIPS32 24K
http://www.mips.com/products/processors/32-64-bit-cores/mips32-24k/
Release 2 of the MIPS32 architecture
nine-stage pipeline
8-stage pipeline
32bit address paths;64bit data paths to cache
programmable cache size,max to 64KB

-- MIPS 34KE - 多線程技術(shù):5個線程
http://www.mips.com/products/processors/32-64-bit-cores/mips32-34k/
9-stage pipeline 32-bit address paths 64-bit data paths to caches and external interfaceMIPS® MT: Support for up to 2 VPEs and 9 TCsMIPS DSP ASEProgrammable MMU & L1 Cache size
-- MIPS32 74K
http://www.mips.com/products/processors/32-64-bit-cores/mips32-74k/
Superscalar dual issue pipeline with Out-of-Order Instruction dispatch15-stage pipeline32-bit address paths and 64-bit data paths to external interface128-bit data path for instruction cache and 64 or 128-bit data path for data cache4 instruction fetch per cycleCombined Majority Branch Predictor using three 256 entry Branch History Tables (BHT)8-entry return prediction stackCorExtend user defined instruction set extensionsDSP ASE (application-specific extension) Revision 2FPU, MDU, BIU, Programmable MMU & Cache sizes17-stage pipeline,achieve speeds of up to 1 GHz when synthesized in a 65 nm process  -- 龍芯2F
                看到網(wǎng)站上說是和MIPS74K是同一級別的。這是從網(wǎng)站找到的,沒有更詳細(xì)的了。        
                    和MIPS 74K的對比,龍芯2F的參數(shù):
                        
MIPS 74k Godson2F
: 頻率 1.04G 1G
: 工藝 65nm 90nm
: 面積 2.5mm 35mm
: 流水線 17級 9級
: 調(diào)度 亂序 亂序
: 發(fā)射寬度 2 4
: IPC 1.8 2左右
: L1 Cache 32k+32k 64k+64k
- R5000/R1000
MIPS IV Intruction set
-- MIPS64 5K/20K
R10000: superscalar;out-of-order
R12000/R14000/R16000:base on R1000; higher clock rate
 R14000: DDR SDRAM
R16000: L1 cache- R8000


first superscalar MIPS design

- Cavium cnMIPS

MIPS64 version 2.0: dual-issue,5+ stage pipeline,superscalar
Cavium specific instruction addditions
cavium-specific in-core coprocessor 2 security accelerator (CRC,HASH,3DES,AES)
cavium-specific interger multiply unit------------------------------------------------
用過的幾家:
Brecis MSP2xxx/MSP4000/MSP5000 -- 4Km
Atheros AR231x -- 4K
AR7100 --- 24K
AR91xx --- 34K

Broadcom 6348 --- 256M MIPS32 4Kc-compliant core
6358 --- 300M VIPER MIPS modules
470x --- MIPS32
5352e ---
5354 --- MIPS32
4716/4717/4718 -- MIPS32 74K, 11n SoC, 533Mhz
5355/5356 -- MIPS32 74K, 11n SoC include switch, 333Mhz

TI 1050/1060 --- MIPS32 4KEc

Marvell 88E6318 --- MIPS 5Kf,64bit

Realtek 8651 --- LX4180
8650B/8651B --- Lexra 5280 R3000

Infineon Danube dual mips24k core(one with DSP ASE);

Ralink RT2880 --- MIPS4KEc RT3050/RT3052 --- MIPS24KEc
2009.6.11 updated.
您需要登錄后才可以回帖 登錄 | 注冊

本版積分規(guī)則 發(fā)表回復(fù)

  

北京盛拓優(yōu)訊信息技術(shù)有限公司. 版權(quán)所有 京ICP備16024965號-6 北京市公安局海淀分局網(wǎng)監(jiān)中心備案編號:11010802020122 niuxiaotong@pcpop.com 17352615567
未成年舉報專區(qū)
中國互聯(lián)網(wǎng)協(xié)會會員  聯(lián)系我們:huangweiwei@itpub.net
感謝所有關(guān)心和支持過ChinaUnix的朋友們 轉(zhuǎn)載本站內(nèi)容請注明原作者名及出處

清除 Cookies - ChinaUnix - Archiver - WAP - TOP